We have been engaged in development of a high-speed however, are designed mainly for multimedia applications such vision system of which the frame rate is over 1,000 fps [3, as video and voice communications, and not for hard real time 4]. The developed system employs a smart camera approach communications with the latency on the order of one millisecbased on a computational CMOS image sensor called the dig-ond. Hard real time extensions of the Ethernet have been acital vision chip. In each pixel of the CMOS image sensor, a tively developed in the area of industrial field buses [7, 8] . digital programmable processing element (PE) is integrated Most of them use special hardwares to guarantee hard real with a photo detector (PD). It performs pixel-parallel process-time communication, and/or require special network topology ing over images immediately after they are captured without configurations. time-consuming and power-consuming image transfer from a Related work on high frame rate visual feature communisensor to a processor. The system offers powerful and flex-cation can rather be found in the area of the optical motion ible image sensing and processing capabilities, and achieves capture system. In the Vicon system [9], many high frame visual processing at a frame rate over 1,000 fps. rate image sensors are connected through Gigabit Ethernet
and transport-level real-time protocols [5, 6] . Most of them,
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In this paper, we report our development for connecting switches and information of marker positions are delivered these high-speed vision systems with the standard IP network to the host computer for online computation of motion analusing off-the-shelf 100BASE-TX Ethernet switches so that ysis. This is a good example that shows that Ethernet-based We developed a real-time visual processing system in which 2, it is a soft real time level. Communication and fusion of the above described digital vision chip, its dedicated micro-visual features from multiple cameras take place at this level. controller, and an embedded microprocessor with TCP/IP netSince there are no hard real time guaranteeing mechawork connectivity are implemented. This multi-level con-nisms, some of visual feature packets might be suddenly detrol structure contributes to offering appropriate real-time pro-layed or lost. Thus prediction and interpolation of the vicessing granularity for the corresponding system levels. Packet sual features, or fusion of features from multiple cameras issuing timing of the real-time visual feature information are are mandatory. This can be justified by considering the nacontrolled by a real-time operation system (RTOS) running ture of visual processing: Image understanding itself is a hard on the embedded microprocessor, of which the communica-and complicated job, and always suffers from uncertainty and tion latency is experimentally evaluated. misrecognition. Therefore these higher-order postprocessing The rest of the paper is organized as follows: In Section techniques are inherently required. 2, the concept of multi-level real-time control structure is presented. In Section 3, the implementation of the developed 3. ARCHITECTURE AND IMPLEMENTATION vision node is described in detail. Section 4 describes the results of experimental evaluation of the system performance.
Digital Vision Chip
In Section 5, the conclusion is given.
The whole structure of the implemented system is shown in Fig. 2 At the receiving side, a receiving task is prepared, and vision and the host, while the average round-trip time between waked up upon the receipt of a UDP packet from a sending the visions is longer. Because the computing power of the peer. Received data are stored in a buffer space in the memory embedded microprocessor is weaker than that of a PC, it is not allocated for the corresponding peer, and then simply relayed advantageous for the average performance. However, thanks to the next hop or aggregated with other data using some data to the priority control of the tasks by the RTOS, fairly small fusion methods. In the current implementation, data fusion jitter of the communication latency is achieved. processing is executed within the sending task, which reads out the visual feature information from the local sensor [5] should be speed vision nodes were implemented. Figure 8 shows the introduced. Future work will also include designing more soexperimental setup. Because photo sensitivity of the imple-phisticated software framework and developing actual applimented vision chip was not high enough, a pen light was used cation systems.
as a target, and moved in front of the two vision nodes.
In this example, data fusion by computing the 3-D posi- 
